

# SPECIFICATION FOR TFT LCD MODULE

MODEL NO:	TM240320C1NFWGWC
CUSTOMER:	
CUSTOMER P/N.	
VERSION	V2.0
CUSTOMER	
APPROVED	

- □ Preliminary Specification
- Final Specification

PREPARED	CHECKED	VERIFIED BY QA DEPT	VERIFIED BY R&D DEPT
部捷	刘姆新	愛紐級	73134

TIANMA MICRO-ELECTRONICS CO., LTD

Address: 8F, 64th Building, Jinlong, Majialong Industrial Area, Nanshan District, Shenzhen, China Tel: +86-755-2609-4288 Fax: +86-755-8622-5774 +86-755-8622-5772

Web: www.tianma.cn www.tianma.com



## **REVISION RECORD**

Date	Rev.No.	Page	Revision Items	Prepared
2008.11.05 2009.3.2	V1.0 V2.0		The first release Change Outline Drawing	guojie

# **CONTENTS**

	Page
1.General Specifications	1
2. Outline Drawing	2
3. Circuit Block Diagram	3
4. Absolute Maximum Ratings	4
5. Electrical Specifications and Instruction Code	5
6. Optical Characteristics	12
7. Reliability Test Items and Criteria	16
8. Quality level	17
9. Precautions for Use of LCD Modules	22



## 1. General Specifications

TM240320C1NFWGWC is a color active matrix LCD module incorporating amorphous silicon TFT (Thin Film Transistor). It is composed of a color TFT-LCD panel, driver IC, FPC and a back light unit. The 2.4" display area contains 240 x 320 pixels and can display up to 262K colors. This product accords with RoHS environmental criterion.

Item	Contents	Unit	Note
LCD Type	TFT	-	
Display Color	65K/262K		1
LCD Duty	1/320	-	
Viewing Direction	6:00	O'Clock	
Active Area(W×H)	36.72×48.96	mm	
Number of Dots	240(RGB)×320	mm	
Dot Pitch(W×H)	0.153X0.153	mm	
Controller	ILI9325	-	
$V_{DD}$	2.8	V	
$V_{\text{DDIO}}$	2.8	V	
Outline Dimensions	Refer to outline drawing on next page		
Backlight	3-LEDs(white)	-	
Weight	TBD	g	
Interface	16 bits parallel bus	-	
Polarizer Mode	Transmissive/Positive	-	

Note 1: Color tune is slightly changed by temperature and driving voltage.


Note 2: Requirements on Environmental Protection:RoHS

Note 3: Customer should do assembly according to our FPC bending sketch in the outline drawing.

Note 4: Please approve our spec before placing mass production order. Otherwise we will regard customer has approved the spec when we receive the first 2Kpcs or above order from customer.




## 2. Outline Drawing





# 3. Circuit Block Diagram





# 4. Absolute Maximum Ratings(Ta=25℃)

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	$V_{DD}$	2.5	3.3	V	
Logic Signal Input /Output Voltage	V <sub>IOVCC</sub>	2.5	3.3	V	
Operating Temperature	Тор	-20	+70	$^{\circ}$	1, 2
Storage Temperature	Tst	-30	+80	$^{\circ}$	

#### Notes:

- If the module is above these absolute maximum ratings. It may become permanently damaged.
   Using the module within the following electrical characteristic conditions are also exceeded,
   the module will malfunction and cause poor reliability.
- 2.  $V_{DD} > V_{SS}$  must be maintained.



## 5. Electrical Specifications and Instruction Code

# 5.1 Electrical characteristics(Vss=0V ,Ta=25℃)

Parameter		Symbol	Condition	Min	Тур	Max	Unit	Note
Input	'H'	V <sub>IH</sub>	V <sub>DD</sub> =2.8V	0.8V <sub>DD</sub>	-	$V_{DD}$	٧	
voltage	'L'	V <sub>IL</sub>	V <sub>DD</sub> =2.8V	-0.3	-	0.2V <sub>DD</sub>	V	
Output	'H'	$V_{OH}$	-	0.8V <sub>DD</sub>	-	$V_{DD}$	٧	
Voltage	'L'	$V_{OL}$	-	Vss	-	0.2V <sub>DD</sub>	٧	
Current		I <sub>CC1</sub>	Normal mode	-	_	-	mA	1,3
Consump	tion	I <sub>CC2</sub>	Standby mode	-	-	-	mA	2

#### Note:

- 1: Display full white. Backlight on state.
- 2: IC on standby mode.
- 3: the default voltage is 3.2V, for N lights in series, the power is that the current multiply N.



# 5.2 LED backlight specification(Vss=0V ,Ta=25 $^{\circ}$ C)

Ite	em	Symbol	Condition	Min	Тур	Max	Unit	Note
Supply	voltage	-	-	-	9.6	-	V	
Supply	current	I <sub>f</sub>	V <sub>f</sub> =9.6V	-	20	-	mA	
Reverse	e voltage	Vr	-	-	-	-	V	
Forward	Normal	I <sub>pn</sub>	3-chip		20	-	A	
current	Dimming	I <sub>pd</sub>	Serial				mA	
Reverse	Current	I <sub>r</sub>	-	-	-	-	μΑ	
Unifo	ormity	∆Вр		80%				
Color or	Color coordinate*		I <sub>f</sub> =20mA	0.260	-	0.310	-	
Color co	orumate	Y		0.260	-	0.310	-	



# 5.3 Interface Signals

Pin No.	Symbol	I/O	Function					
1	NC							
2	IMO	I	To selct 8/16 data bus					
3	NC							
4	NC							
5	NC							
6	RESETB	I	Reset executive pin					
7	NC							
8	NC							
9	NC							
10	NC							
11	DB15	I/O						
12	DB14	I/O						
13	DB13	I/O						
14	DB12	I/O	Data bus					
15	DB11	I/O						
16	DB10	I/O						
17	DB9	I/O						
18	DB8	I/O						
19	NC`							
20	DB7	I/O						
21	DB6	I/O						
22	DB5	I/O						
23	DB4	I/O	Data bus					
24	DB3	I/O						
25	DB2	I/O						
26	DB1	I/O						
27	DB0	I/O						
28	NC							
29	RD	I	Read executive					
30	/WR	I	Write executive					
31	RS	I	Command/data select pin					
32	/CS	I	Chip select					
33	VSS	Р	GND					
34	VDD	Р	Power supply for LCM					



# **5.3 Interface Signals**(continued)

Pin No.	Symbol	I/O	Function
35	LED-	I	Led cathode
36	LED+	I	Led anode
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			



## **5.4 Interface Timing Chart**

Note: Please refer to ILI's ILI9325 data sheet for more details.

ILI's ILI9325 INTERFACE PROTOCOL

Inter 80 system CPU interface

Normal Write Mode (IOVCC = 1.65~3.3V, VCC=2.4~3.3V)

	Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
Bus cycle time	Write	t <sub>cycw</sub>	ns	100	-	-	-
bus cycle unie	Read	toyon	ns	300	-	-	-
Write low-level pu	lse width	PW <sub>LW</sub>	ns	50	-	500	-
Write high-level pu	ulse width	PW <sub>HW</sub>	ns	50	-	-	-
Read low-level put	lse width	PW <sub>LR</sub>	ns	150	-	-	-
Read high-level pu	PW <sub>HR</sub>	ns	150	-	-		
Write / Read rise /	fall time	twer/twer	ns	-	-	25	
Catus time	Write ( RS to nCS, E/nWR )			10	-	-	
Setup time	Read ( RS to nCS, RW/nRD )	tas	ns	5	-	-	
Address hold time	•	t <sub>AH</sub>	ns	5	-	-	
Write data set up t	time	t <sub>DSW</sub>	ns	10	-	-	
Write data hold tin	ne	t <sub>H</sub>	ns	15	-	-	
Read data delay ti	me	t <sub>DDR</sub>	ns	-	-	100	
Read data hold tin	ne	t <sub>DHR</sub>	ns	5	-	-	





Figure 50 i80-System Bus Timing







# INSTRUCTION DESCRIPTION(ILI's 9325))

# 8.2. Instruction Descriptions

No.	Registers Name	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
IR	Index Register	w	0	-	-		-	-				ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
00h	Driver Code Read	R	1	1	0	0	1	0	0	1	1	0	0	1	0	0	1	0	1
01h	Driver Output Control 1	W	1	0	0	0	0	0	SM	0	SS	0	0	0	0	0	0	0	0
02h	LCD Driving Control	W	1	0	0	0	0	0	0	BCO	EOR	0	0	0	0	0	0	0	0
03h	Entry Mode	W	1	TRI	DFM	0	BGR	0	0	HWM	0	ORG	0	I/D1	I/D0	AM	0	0	0
04h	Resize Control	W	1	0	0	0	0	0	0	RCV1	RCV0	0	0	RCH1	RCH0	0	0	RSZ1	RSZ0
07h	Display Control 1	W	1	0	0	PTDE1	PTDE0	0	0	0	BASEE	0	0	GON	DTE	CL	0	D1	D0
08h	Display Control 2	W	1	0	0	0	0	FP3	FP2	FP1	FP0	0	0	0	0	BP3	BP2	BP1	BP0
09h	Display Control 3	W	1	0	0	0	0	0	PTS2	PTS1	PTS0	0	0	PTG1	PTG0	ISC3	ISC2	ISC1	ISCO
0Ah	Display Control 4	W	1	0	0	0	0	0	0	0	0	0	0	0	0	FMARKOE	FMI2	FMI1	FMI0
0Ch	RGB Display Interface Control 1	W	1	0	ENC2	ENC1	ENC0	0	0	0	RM	0	0	DM1	DM0	0	0	RIM1	RIM0
0Dh	Frame Maker Position	W	1	0	0	0	0	0	0	0	FMP8	FMP7	FMP6	FMP5	FMP4	FMP3	FMP2	FMP1	FMP0
0Fh	RGB Display Interface Control 2	W	1	0	0	0	0	0	0	0	0	0	0	0	VSPL	HSPL	0	DPL	EPL
10h	Power Control 1	W	1	0	0	0	SAP	0	BT2	BT1	BT0	APE	AP2	AP1	AP0	0	DSTB	SLP	STB
11h	Power Control 2	W	1	0	0	0	0	0	DC12	DC11	DC10	0	DC02	DC01	DC00	0	VC2	VC1	VC0
12h	Power Control 3	W	1	0	0	0	0	0	0	0	0	VCIRE	0	0	PON	VRH3	VRH2	VRH1	VRH0
13h	Power Control 4	W	1	0	0	0	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
20h	Horizontal GRAM Address Set	W	1	0	0	0	0	0	0	0	0	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
21h	Vertical GRAM Address Set	W	1	0	0	0	0	0	0	0	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
22h	Write Data to GRAM	w	1	RAM w	rite data (\	ND17-0)/	read data	(RD17-0) bi	ts are tran	sferred via	different	data bus li	nes accon	ding to the	selected in	terfaces.			
29h	Power Control 7	W	1	0	0	0	0	0	0	0	0	0	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
2Bh	Frame Rate and Color Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	FRS[3]	FRS[2]	FRS[1]	FRS[0]
30h	Gamma Control 1	W	1	0	0	0	0	0	KP1[2]	KP1[1]	KP1[0]	0	0	0	0	0	KP0[2]	KP0[1]	KP0[0]
31h	Gamma Control 2	W	1	0	0	0	0	0	KP3[2]	KP3[1]	KP3[0]	0	0	0	0	0	KP2[2]	KP2[1]	KP2[0]
32h	Gamma Control 3	W	1	0	0	0	0	0	KP5[2]	KP5[1]	KP5[0]	0	0	0	0	0	KP4[2]	KP4[1]	KP4[0]
35h	Gamma Control 4	W	1	0	0	0	0	0	RP1[2]	RP1[1]	RP1[0]	0	0	0	0	0	RP0[2]	RP0[1]	RP0[0]
36h	Gamma Control 5	W	1	0	0	0	VRP1[4]	VRP1[3]	VRP1[2]	VRP1[1]	VRP1[0]	0	0	0	0	VRP0[3]	VRP0[2]	VRP0[1]	VRP0[0]
37h	Gamma Control θ	W	1	0	0	0	0	0	KN1[2]	KN1[1]	KN1[0]	0	0	0	0	0	KN0[2]	KN0[1]	KN0[0]
38h	Gamma Control 7	W	1	0	0	0	0	0	KN3[2]	KN3[1]	KN3[0]	0	0	0	0	0	KN2[2]	KN2[1]	KN2[0]
39h	Gamma Control 8	W	1	0	0	0	0	0	KN5[2]	KN5[1]	KN5[0]	0	0	0	0	0	KN4[2]	KN4[1]	KN4[0]
3Ch	Gamma Control 9	W	1	0	0	0	0	0	RN1[2]	RN1[1]	RN1[0]	0	0	0	0	0	RN0[2]	RN0[1]	RN0[0]
3Dh	Gamma Control 10	W	1	0	0	0	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	0	0	0	0	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]
50h	Horizontal Address Start	W	1	0	0	0	0	0	0	0	0	HSA7	HSA6	HSA5	HSA4	HSA3	HSA2	HSA1	HSA0

No.	Registers Name	R/W	RS	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Position																		
51h	Horizontal Address End Position	W	1	0	0	0	0	0	0	0	0	HEA7	HEA6	HEA5	HEA4	HEA3	HEA2	HEA1	HEA0
52h	Vertical Address Start Position	W	1	0	0	0	0	0	0	0	VSA8	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0
53h	Vertical Address End Position	W	1	0	0	0	0	0	0	0	VEA8	VEA7	VEA6	VEA5	VEA4	VEA3	VEA2	VEA1	VEA0
60h	Driver Output Control 2	W	1	GS	0	NL5	NL4	NL3	NL2	NL1	NL0	0	0	SCN5	SCN4	SCN3	SCN2	SCN1	SCNO
61h	Base Image Display Control	W	1	0	0	0	0	0	0	0	0	0	0	0	0	0	NDL	VLE	REV
6Ah	Vertical Scroll Control	W	1	0	0	0	0	0	0	0	VL8	VL7	VL6	VL5	VL4	VL3	VL2	VL1	VL0
80h	Partial Image 1 Display Position	W	1	0	0	0	0	0	0	0	PTDP08	PTDP07	PTDP06	PTDP05	PTDP04	PTDP03	PTDP02	PTDP01	PTDP00
81h	Partial Image 1 Area (Start Line)	W	1	0	0	0	0	0	0	0	PTSA08	PTSA07	PTSA06	PTSA05	PTSA04	PTSA03	PTSA02	PTSA01	PTSA00
82h	Partial Image 1 Area (End Line)	W	1	0	0	0	0	0	0	0	PTEA08	PTEA07	PTEA06	PTEA05	PTEA04	PTEA03	PTEA02	PTEA01	PTEA00
83h	Partial Image 2 Display Position	W	1	0	0	0	0	0	0	0	PTDP18	PTDP17	PTDP16	PTDP15	PTDP14	PTDP13	PTDP12	PTDP11	PTDP10
84h	Partial Image 2 Area (Start Line)	W	1	0	0	0	0	0	0	0	PTSA18	PTSA17	PTSA16	PTSA15	PTSA14	PTSA13	PTSA12	PTSA11	PTSA10
85h	Partial Image 2 Area (End Line)	W	1	0	0	0	0	0	0	0	PTEA18	PTEA17	PTEA16	PTEA15	PTEA14	PTEA13	PTEA12	PTEA11	PTEA10
90h	Panel Interface Control 1	W	1	0	0	0	0	0	0	DIVI1	DIVIOO	0	0	0	0	RTNI3	RTNI2	RTNI1	RTNI0
92h	Panel Interface Control 2	W	1	0	0	0	0	0	NOWI2	NOWI1	NOWIO	0	0	0	0	0	0	0	0
95h	Panel Interface Control 4	W	1	0	0	0	0	0	0	DIVE1	DIVE0	0	0	RTNE5	RTNE4	RTNE3	RTNE2	RTNE1	RTNE0
A1h	OTP VCM Programming Control	W	1	0	0	0	0	OTP_ PGM_EN	0	0	0	0	0	VCM_ OTP5	VCM_ OTP4	VCM_ OTP3	VCM_ OTP2	VCM_ OTP1	VCM_ OTPŪ
A2h	OTP VCM Status and Enable	W	1	PGM_ CNT1	PGM_ CNT0	VCM_ D5	VCM_ D4	VCM_ D3	VCM_ D2	VCM_ D1	VCM_ D0	0	0	0	0	0	0	0	VCM_ EN
A5h	OTP Programming ID Key	W	1	KEY 15	KEY 14	KEY 13	KEY 12	KEY 11	KEY 10	KEY 9	KEY 8	KEY 7	KEY 6	KEY 5	KEY 4	KEY 3	KEY 2	KEY 1	KEY 0



# **6. Optical Characteristics**

Item	Sy	mbol	Condition	Min.	Тур.	Max.	Unit	Note	
Brightness	E	3p	<i>θ</i> =0°	-	-	-	Cd/m <sup>2</sup>	1	
Uniformity	$\triangle$	∆Bp	Ф=0°	80%	-	-		1,2	
Viewing Angle			:90° 70°)		-15∼+35			3	
				-45~+45					
Contrast Ratio		Cr	<i>θ</i> =0°		250		-	4	
Response	T <sub>r</sub>				-	-	ms	5	
Time		$T_f$		_	-	-	ms	5	
	w			0.278	0.308	0.338	1		
	VV	у		0.316	0.346	0.376	-		
	R	х		0.603	0.633	0.663	-		
Color of CIE	K	у		0.299	0.329	0.359	-		
Coordinate	G	х	<i>θ</i> =0° Φ=0°	0.264	0.294	0.324	-	1,6	
	G	у	Ψ=0	0.546	0.576	0.606	-		
	В	х		0.103	0.133	0.163	-		
	В	у		0.092	0.122	0.152	-		
NTSC Ratio				-	60%				

Note: The parameter is slightly changed by temperature, driving voltage and materiel.




Note 1: The data are measured after LEDs are turned on for 5 minutes. LCM displays full white. The brightness is the average value of 9 measured spots. Measurement equipment PR-705 (Φ8mm)

#### Measuring condition:

- Measuring surroundings: Dark room.
- Measuring temperature: Ta=25℃.
- Adjust operating voltage to get optimum contrast at the center of the display.

Measured value at the center point of LCD panel after more than 5 minutes while backlight turning on.




Note 2: The luminance uniformity is calculated by using following formula.

 $\triangle$ Bp = Bp (Min.) / Bp (Max.)×100 (%)

Bp (Max.) = Maximum brightness in 9 measured spots

Bp (Min.) = Minimum brightness in 9 measured spots.




Measurement equipment PR-705 (Φ8mm)



Note 3: The definition of viewing angle:

Refer to the graph below marked by  $\theta$  and  $\Phi$ 




Note 4: The definition of contrast ratio (Test LCM using PR-705):

(Contrast Ratio is measured in optimum common electrode voltage)


Note 5: Definition of Response time. (Test LCD using DMS501):

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



The definition of response time

## Note 6: Definition of Color of CIE Coordinate and NTSC Ratio.



**Color gamut:** 

$$S = \frac{area~of~RGB~triangle}{area~of~NTSC~triangle} \times 100\%$$



# 7. Reliability Test Items and Criteria

No	Test Item	Test condition	Criterion		
1	High Temperature Storage	80℃±2℃ 96H Restore 2H at 25℃ Power off			
2	Low Temperature Storage	-30℃±2℃ 96H Restore 2H at 25℃ Power off			
3	High Temperature Operation	70℃±2℃ 96H Restore 2H at 25℃ Power on			
4	Low Temperature Operation	-20℃±2℃ 96H Restore 4H at 25℃ Power on	After testing, cosmetic and electrical defects		
5	High Temperature & Humidity Operation	60℃±2℃ 90%RH 96H Power on	should not happen.		
6	Temperature Cycle	-30°C → 25°C → 80°C 30min 5min 30min after 10cycle, Restore 2H at 25°C Power off			
7	Vibration Test	10Hz~150Hz, 100m/s <sup>2</sup> , 120min			
8	Shock Test	Half-sine wave,300m/s <sup>2</sup> ,11ms	-		
9	Drop Test(package state)	800mm, concrete floor 1 corner			

Note:Additional test Item proposed by customer shall be determined by mutual agreement between customer and Tianma



## 8 Quality level

#### 8.1 Classification of defects

Major defects (MA): A major defect refers to a defect that may substantially degrade usability for product applications, including all functional defects(such as no display, abnormal display, open or missing segment, short circuit, missing component), outline dimension beyond the drawing, progressive defects and those affecting reliability.

Minor defects (MI): A minor defect refers to a defect which is not considered to be able to substantially degrade the product application or a defect that deviates from existing standards almost unrelated to the effective use of the product or its operation, such as black spot, white spot, bright spot, pinhole, black line, white line, contrast variation, glass defect, polarizer defect, etc.

## 8.2 Definition of inspection range

For dot defect of TFT LCD which is not smaller than 3 inches, dividing three areas to make a judgment (according to figure 1).


A area: center of viewing area

B area: periphery of viewing area

C area: Outside viewing area

For other defects, dividing two areas to make a judgment (according figure 2).

A zone : Inside Viewing area B zone : Outside Viewing area



#### 8.3 Inspection items and general notes

General notes	(4)Viewing judgment should be under static nattern								
Inspection items	Pinhole, Bright spot, Black spot, White spot, Black line, White Line, Foreign particle, Bubble	The color of a small area is different from the remainder. The phenomenon doesn't change with voltage							
	Contrast variation	The color of a small area is different from the remainder.  The phenomenon changes with voltage							
	Polarizer defect	Scratch, Dirt, Particle, Bubble on polarizer or between polarizer and glass							
Dot defect (TFT LCD)		The pixel appears bright or dark abnormally when display							



## MODEL No.: TM240320C1NFWGWC V2.0

Functional defect	No display, Abnormal display, Open or missing segment, Short circuit, False viewing direction
Glass defect	Glass crack, Shaved corner of glass, Surplus glass
PCB defect	Components assembly defect

# 8.4 Outgoing Inspection level

Outgoing Inspection	Inspection conditions		Inspection						
standard	inspection conditions	Min.	Max.	Unit	⊒	AQL			
Major Defects See 8.3 general notes		S	See 8.5		See 8.5 II		II	0.65	
Minor Defects See 8.3 general notes		5	See 8.9	5	II	1.5			
Note: Sampling standard conforms to GB2828									

## 8.5 Inspection Items and Criteria

				Judgmer	nt standard			
	Inspec	tion items		Cotogony	Acceptable	number		
				Category	A zone	B zone		
		1	Α	Ф≦0.10	Neglected			
	Black spot, White spot, Bright Spot,		В	0.10<Φ≦0.15	2			
1	Pinhole, Foreign Particle, Particle	a	С	0.15<Φ≦0.20	1	Neglected		
	in or on glass,	$\Phi=(a+b)/2(m$	D	0.20<Ф	0			
	Scratch on glass	(u+0)/2(III		tal defective point(B,C)	3			
		k line, White and Particle veen rizer and s, Scratch on L:Length(mm)		√ A		W≦0.01	Neglected	
	Black line, White line, and Particle Between Polarizer and glass, Scratch on glass			0.01 <w 0.03<br="" ≦="">L ≦ 3.0</w>	2			
2				0.03 <w≦0.05 L≦3.0</w≦0.05 	1	Neglected		
				0.05 <w< td=""><td>0</td><td colspan="2"></td></w<>	0			
			То	tal defective point(B,C)	3			
			A Φ≦0.2 B 0.2<Φ≦0.3		Neglected			
		b			2	Neglecte		
3	Contrast	$\longleftrightarrow$	С	0.3<Φ≦0.4	1	d		
	variation	$\Phi = \frac{a}{\Phi = (a+b)/2(mm)}$		0.4<Ф	0			
				tal defective point(B,C)	3			



## MODEL No.: TM240320C1NFWGWC V2.0

		TFT LCD is smaller	LC	D Class	Defect	A a	rea	B area		
		than 3 inches			Bright dot	2	2	Manlanta		
				В	Dark dot	3		Neglecte d		
					Total	4		u		
	Dot defect (if TFT	TFT LCD between		D Class	Defect	A area	B area	C area		
4	LCD is used)	3~10.4 inches			Bright dot	2	2	Neglecte		
				В	Dark dot	2	3	d		
		Notes			Total	(	3	<b>.</b>		
		Notes: Bright dot: in R、G、B or dark display figure, the pixel appears bright.								
		Dark dot: in R、G、B			, , ,		_			
		Defect area must be le		•	• •					
5	Bubble inside cell			any	/ size	no	ne	none		
		Scratch ,damage on	Re	fer to iten	n 1 and item 2.					
		polarizer, Particle on								
	Polarizer defect	polarizer or between								
6	(if Polarizer is used)	polarizer and glass. Bubble, dent and	٨	A Φ≦0.3		Nogl	ected			
		convex			Ψ=0.3 3<Φ≦0.7		Neglecte d			
					0.7<Φ	0				
		Stage surplus glass	С 0.7<Ф 0							
		> day 5 da pia 5 gia 6 da		b≦0.3mm						
	Complete									
7	Surplus	Surrounding surplus glass								
	glass			Should not influence outline dimension and assembling.						
				Should not initidence outline difficultion and assembling.						
8	Open segment or of	open common	Not permitted							
9	Short circuit		Not permitted							
10	False viewing direction			Not permitted						
11	1 Contrast ratio uneven			According to the limit specimen						
12	2 Crosstalk			According to the limit specimen						
13	Black /White spot(display)			Refer to item 1						
14				Refer to item 2						
	Black/Write iiile(display)				· <del></del>					

_				Judgment standard	<del></del>
		Inspection items		Category(application: B zone)	Acceptable number
		①The front of lead terminals  b  c	В	a≤ t, b≤1/5W, c≤3mm  Crack at two sides of lead terminals should not cover patterns and alignment mark	
	Glass	②Surrounding crack—non-contact side  seal  c h a t  c h a t  Inner border line of the seal  Outer border line of the seal	b <	< Inner borderline of the seal	Max.3
15	defect crack	3 Surrounding crack— contact side  seal  c b a  Inner border line of the seal  Outer border line of the seal	b<	< Outer borderline of the seal	defects allowed
		4)Corner	A	$a \le t$ , $b \le 3.0$ , $c \le 3.0$	
		w b c	В	Glass crack should not cover patterns u and alignment mark and patterns.	



MODEL No.: TM240320C1NFWGWC V2.0

		Inspection items	Judgment standard
		inspection items	Category(application: B zone)
	РСВ	Component soldering: No cold soldering short open circuit burr tin ball The flat encapsulation component position deviation must be less than 1/3 width of the pin (Pic.1); the sheet component deviation: Pin deviates from the pad and contact with the near components is not permitted (Pic.2) lead defect: The lead lack must be less than 1/3 of its width; The lead burr must be less than 1/3 of the seam; Impurities connect with the near leads is not permitted	Component  Soldering pad  Lead  Lad  Lad  Lad  Lad  Lad  Lad
16	defect	Connector soldering: Soldering tin is at contact position of the plug and socket is not permitted No foundation is scald Serious cave distortion on plug and socket contact pin is not permitted	Soldering tin is not permit in this area  Soldering tin is not permit in this area  Socket  Base Board
		Glue on root of the speaker receiver and motor lead: The insulative coat of the lead must join into the PCB; the protected glue must envelop to the insulative coat.	Glue Lead PCB Insulative coat



## 9. Precautions for Use of LCD Modules

#### 9.1 Handling Precautions

- 9.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 9.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 9.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 9.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 9.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
  - Isopropyl alcohol
  - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- 9.1.6 Do not attempt to disassemble the LCD Module.
- 9.1.7 If the logic circuit power is off, do not apply the input signals.
- 9.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
  - a. Be sure to ground the body when handling the LCD Modules.
  - b. Tools required for assembly, such as soldering irons, must be properly ground.
  - c. To reduce the amount of static electricity generated, do not conduct



assembly and other work under dry conditions.

d. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

### 9.2 Storage precautions

- 9.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 9.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature :  $0^{\circ}$ C  $\sim 40^{\circ}$ C

Relatively humidity: ≤80%

- 9.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.
- 9.3 The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.